Quantcast
Channel: Raspberry Pi Forums
Viewing all articles
Browse latest Browse all 8042

General • Re: VBUS check (WL_GPIO2) prevents Core1 from running?

$
0
0
hmmm ... I provided a stable 4V supply for VSYS from a desktop power source,
also tried hard resets and some additional delay at startup, but the problem persists...

I was searching for the check of WL_GPIO2 in the driver code but could not find it; I expected i somewhere here:
https://github.com/georgerobotics/cyw43 ... ctrl.c#L83

I then tried to force WL_GPIO2 high using

Code:

cyw43_arch_gpio_put(2,HIGH)
but although that seems to work (subsequent reads show HIGH), calling this before the CYW43 driver init causes the initializiation to hang.

Well, as the HW workaround (connecting WL_GPIO2 to 3,3V by attaching a wire to the voltage divider R1/10) works
and it seems that this issue doesn't exists on other boards, it's not a big deal!

Statistics: Posted by MumbleTree — Sun Mar 23, 2025 6:09 pm



Viewing all articles
Browse latest Browse all 8042

Trending Articles